Synchronous Behavior for Memristive Synapse-Connected Chay Twin-Neuron Network and Hardware Implementation
نویسندگان
چکیده
منابع مشابه
Mixed-signal neuron-synapse implementation for large-scale neural network
This paper describes a new mixed-signal VLSI implementation of neural networks for low power and asynchronous operation. The linearised transconductance produces the synaptic function of multiplication, weight programming, and summation of synaptic currents for the neuron. The synapse circuit is designed with 8 transistors, by compensating the non-linearity of MOSFET resistance in the triode re...
متن کاملSpin switches for compact implementation of neuron and synapse
Nanomagnets driven by spin currents provide a natural implementation for a neuron and a synapse: currents allow convenient summation of multiple inputs, while the magnet provides the threshold function. The objective of this paper is to explore the possibility of a hardware neural network (HNN) implementation using a spin switch (SS) as its basic building block. SS is a recently proposed device...
متن کاملMemristor Bridge Synapse Application for Integrate and Fire and Hodgkin-Huxley Neuron Cell
Memory resistor or memristor is already fabricated successfully using current nano dimension technology. Based on its unique hysteresis, the amount of resistance remains constant over time, controlled by the time, the amplitude, and the polarity of the applied voltage. The unique hysteretic current-voltage characteristic in the memristor causes this element to act as a non-volatile resistive me...
متن کاملHardware design of LIF with Latency neuron model with memristive STDP synapses
In this paper, the hardware implementation of a neuromorphic system is presented. This system is composed of a Leaky Integrate-and-Fire with Latency (LIFL) neuron and a Spike-Timing Dependent Plasticity (STDP) synapse. LIFL neuron model allows to encode more information than the common Integrateand-Fire models, typically considered for neuromorphic implementations. In our system LIFL neuron is ...
متن کاملImplementation of Optimization Networks in Synchronous Massively Parallel Hardware
In this paper, implementation possibilities of a synchronous binary neural model for solving optimization problems in massively parallel hardware are studied. It is argued that synchronous, as opposed to asynchronous models are best suited to the general characteristics of massively parallel architectures. In this study the massively parallel target device is the BSP400 (Brain Style Processor w...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Mathematical Problems in Engineering
سال: 2020
ISSN: 1024-123X,1563-5147
DOI: 10.1155/2020/8218740